Interconnect Effort - A Unification of Repeater Insertion and Logical Effort
نویسندگان
چکیده
V 3 + W 0 3 # 0 6X W Y 6060(* Z / -,[ / # W 0 56 / -,[ / ' ) 0 \ / ". 0 [6 ( Q@ Z @ [". @6 ], A<>D ^_ @4 @ ` a>D W ` b6c =6 ], 3 de 0 3 ,\Q0 8^_ 0 f / #" (?6 8 2". @6 ], g # W J @ 0 #"9 N 6 6 0 2 W L 6 (* h 86% : %(* @ i W + % / D6 8 #Tkj)>? b6f^_ Wlnm@( @6 L D6C ^_ 9 : C a>D o6 + #"J W"` 5606 (* ' ) 8 D6 : o . 0 ."J @ Z / 3L @ W 0 # 0 ' @ / W (* / 86@MZI0pF /> Z(* @ Z / 7c : o W + C6 Nqr @6 )" 6 . / -,c )"Us@pU a>D Q (* #"J 7FQ0 8^_ 0 f N , )"U / 3L
منابع مشابه
Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect
A model for delay evaluation and minimization in paths composed of logic gates and RC wires is presented. The method, Unified Logical Effort (ULE), provides closed-form conditions for timing optimization while overcoming the breakdown of standard logical effort (LE) rules in the presence of interconnect. The ULE delay model unifies the problems of gate sizing and repeater insertion: In cases of...
متن کاملUnified Logical Effort—A Method for Delay Evaluation and Minimization in Logic Paths With Interconnect
The unified logical effort (ULE) model for delay evaluation and minimization in paths composed of CMOS logic gates and resistive wires is presented. The method provides conditions for timing optimization while overcoming the limitations of standard logical effort (LE) in the presence of interconnects. The condition for optimal gate sizing in a logic path with long wires is also presented. This ...
متن کاملA Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs
This paper addresses the problem of power dissipation during the buffer insertion phase of interconnect performance optimization. It is shown that the interconnect delay is actually very shallow with respect to both the repeater size and separation close to the minimum point. A methodology is developed to calculate the repeater size and interconnect length which minimizes the total interconnect...
متن کاملRepeater Insertion in Tree Structured Inductive Interconnect: Underlying Theory
The effects of inductance on repeater insertion in RLC trees is the focus of this paper. An algorithm is introduced to insert and size repeaters within an RLC tree to optimize a variety of possible cost functions such as minimizing the maximum path delay, the skew between branches, or a combination of area, power, and delay. The algorithm has a complexity proportional to the square of the numbe...
متن کاملAssessment of 3D Interconnect Geometry at the System Level
A characterization of the impact of interconnects at the system level is necessary to decide early in the design flow on ”how” and not just on “whether” all the devices can be connected. How the devices are connected depends on the interconnect architecture, which seems to be determined in a non transparent and sometimes ad hoc fashion by technologists. However, future DSM designs would benefit...
متن کامل